![](https://pdfstore-manualsonline.prod.a.ki/pdfasset/1/2d/12d6698f-8048-42a6-b135-6e31ef46afa8/12d6698f-8048-42a6-b135-6e31ef46afa8-bg31.png)
TMS320C6202
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS072B – AUGUST 1998 – REVISED AUGUST 1999
49
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
EXPANSION BUS SYNCHRONOUS HOST PORT TIMING
timing requirements with external device as bus master (see Figure 31 and Figure 32)
NO. MIN MAX UNIT
1 t
su(XCSV-XCKIH)
Setup time, XCS valid before XCLKIN high 4 ns
2 t
h(XCKIH-XCS)
Hold time, XCS valid after XCLKIN high 2.3 ns
3 t
su(XAS-XCKIH)
Setup time, XAS valid before XCLKIN high 4 ns
4 t
h(XCKIH-XAS)
Hold time, XAS valid after XCLKIN high 2.3 ns
5 t
su(XCTL-XCKIH)
Setup time, XCNTL valid before XCLKIN high 4 ns
6 t
h(XCKIH-XCTL)
Hold time, XCNTL valid after XCLKIN high 2.3 ns
7 t
su(XWR-XCKIH)
Setup time, XW/R valid before XCLKIN high
†
4 ns
8 t
h(XCKIH-XWR)
Hold time, XW/R valid after XCLKIN high
†
2.3 ns
9 t
su(XBLTV-XCKIH)
Setup time, XBLAST valid before XCLKIN high
‡
4 ns
10 t
h(XCKIH-XBLTV)
Hold time, XBLAST valid after XCLKIN high
‡
2.3 ns
16 t
su(XBEV-XCKIH)
Setup time, XBE[3:0]/XA[5:2] valid before XCLKIN high
§
4 ns
17 t
h(XCKIH-XBEV)
Hold time, XBE[3:0]/XA[5:2] valid after XCLKIN high
§
2.3 ns
18 t
su(XD-XCKIH)
Setup time, XDx valid before XCLKIN high 4 ns
19 t
h(XCKIH-XD)
Hold time, XDx valid after XCLKIN high 2.3 ns
†
XW/R input/output polarity selected at boot.
‡
XBLAST input polarity selected at boot.
§
XBE[3:0]
/XA[5:2] operates as byte enables XBE[3:0] during host-port accesses.
switching characteristics with external device as bus master
¶
(see Figure 31 and Figure 32)
NO. PARAMETER MIN MAX UNIT
11 t
d(XCKIH-XDLZ)
Delay time, XCLKIN high to XDx low impedance 5 ns
12 t
d(XCKIH-XDV)
Delay time, XCLKIN high to XDx valid 15.5 ns
13 t
d(XCKIH-XDIV)
Delay time, XCLKIN high to XDx invalid 5 ns
14 t
d(XCKIH-XDHZ)
Delay time, XCLKIN high to XDx high impedance 18 ns
15 t
d(XCKIH-XRY)
Delay time, XCLKIN high to XRDY valid
#
5 15.5 ns
20 t
d(XCKIH-XRYLZ)
Delay time, XCLKIN high to XRDY low impedance 5 15.5 ns
21 t
d(XCKIH-XRYHZ)
Delay time, XCLKIN high to XRDY high impedance
#
2P + 5 3P + 15.5 ns
¶
P = 1/CPU clock frequency in ns. For example, when running parts at 250 MHz, use P = 4 ns.
#
XRDY operates as active-low ready input/output during host-port accesses.
ADVANCE INFORMATION