Filter
Top Products
ADDAH Add Using Halfword Addressing Mode
3-52 Instruction Set SPRU733
Add Using Halfword Addressing Mode
ADDAH
Syntax ADDAH (.unit) src2, src1, dst
.unit = .D1 or .D2
Compatibility C62x, C64x, C67x, and C67x+ CPU
Opcode
31 292827 2322 1817 1312 76543210
creg z dst src2 src1 op 1 0 0 0 0 s p
3 1 5 5 5 6 1 1
Opcode map field used... For operand type... Unit Opfield
src2
src1
dst
sint
sint
sint
.D1, .D2 11 0100
src2
src1
dst
sint
ucst5
sint
.D1, .D2 11 0110
Description src1 is added to src2 using the halfword addressing mode specified for src2.
The addition defaults to linear mode. However, if src2 is one of A4−A7 or
B4−B7, the mode can be changed to circular mode by writing the appropriate
value to the AMR (see section 2.7.3, page 2-10). src1 is left shifted by 1. The
result is placed in dst.
Execution if (cond) src2 +a src1
→ dst
else nop
Pipeline
stage
E1
Read src1, src2
Written dst
Unit in use
.D
Instruction Type Single-cycle
Delay Slots 0
See Also ADD, ADDAB, ADDAD, ADDAW
Pipeline