Filter
Top Products
Compare for Equality, Double-Precision Floating-Point Values CMPEQDP
3-83 Instruction SetSPRU733
Notes:
1) In the case of NaN compared with itself, the result is false.
2) No configuration bits besides those in the preceding table are set, except
the NaNn and DENn bits when appropriate.
Pipeline
Stage
E1 E2
Read src1_l
src2_l
src1_h
src2_h
Written dst
Unit in use
.S .S
Instruction Type DP compare
Delay Slots 1
Functional Unit
Latency
2
See Also CMPEQ, CMPEQSP, CMPGTDP, CMPLTDP
Example
CMPEQDP .S1 A1:A0,A3:A2,A4
Before instruction 2 cycles after instruction
A1:A0
4021 3333h
3333 3333h 8.6 A1:A0 4021 3333h 3333 3333h 8.6
A3:A2 C004 0000h 0000 0000h −2.5 A3:A2 C004 0000h 0000 0000h −2.5
A4 xxxx xxxxh A4 0000 0000h false
Pipeline